Q-Modules: Internally Clocked Delay-Insensitive Modules
نویسندگان
چکیده
Q-modules are internally-clocked modules that can be used to satisfy delay-insensitive specifications. The allowed changes of inputs to, and outputs from, a delay-insensitive module are specified by partial orderings of these signals in such a way that the set of possible behaviors remains unchanged with arbitrary values of delay inserted in series with each input and output path. A two-phase single-wire clock and a single-wire clock acknowledge are used for sequence control and accommodate any value of flip-flop hold time. The clock distribution within a Qmodule is also delay insensitive and the modules will operate correctly with any value of delay inserted in series with the clock distribution. Metastable flip-flop operation due to input signal changes will not cause failures hut will only extend the clock cycle time. Correct sequence operation is ensured in exchange for an occasional clock cycle extension. The only delay constraint that must be satisfied in assembling a Q-module from its predesigned components is a one-sided requirement that a particular clock phase be longer than the longest delay through the combinational logic of the module. Prototypes of components to implement Qmodules have been designed, and a design aid program, QSYN, to place instances of these components, personalize a PLA, and generate a MAGIC or CIF file for a CMOS realization, including the delay circuitry, is being developed. Testability is one of the advantages of Q-modules over clock-free delay-insensitive modules; circuitry is included in the cells for testing the logic and interconnections.
منابع مشابه
Building-blocks for Designing DI Circuits
abstract We show universality and minimality of sets of primitives, to construct delay-insensitive (DI) networks, which provide exibility of their use in synthesis, and eeciency in their silicon implementation. Several approaches that improve on recent designs, in the literature, of a modulo-N counter are explored. Rudiments of a general design methodology for such asynchronous circuits via a f...
متن کاملCompositional synthesis of latency-insensitive systems from multi-clocked synchronous specifications
We consider the problem of synthesizing correct-by-construction globally asynchronous, locally synchronous (GALS) implementations from modular synchronous specifications. This involves the synthesis of asynchronous wrappers that drive the synchronous clocks of the modules and perform input reading in such a fashion as to preserve, in a certain sense, the global properties of the system. Our app...
متن کاملZARISKI-LIKE SPACES OF CERTAIN MODULES
Let $R$ be a commutative ring with identity and $M$ be a unitary$R$-module. The primary-like spectrum $Spec_L(M)$ is thecollection of all primary-like submodules $Q$ such that $M/Q$ is aprimeful $R$-module. Here, $M$ is defined to be RSP if $rad(Q)$ isa prime submodule for all $Qin Spec_L(M)$. This class containsthe family of multiplication modules properly. The purpose of thispaper is to intro...
متن کاملApproximate Duals of $g$-frames and Fusion Frames in Hilbert $C^ast-$modules
In this paper, we study approximate duals of $g$-frames and fusion frames in Hilbert $C^ast-$modules. We get some relations between approximate duals of $g$-frames and biorthogonal Bessel sequences, and using these relations, some results for approximate duals of modular Riesz bases and fusion frames are obtained. Moreover, we generalize the concept of $Q-$approximate duality of $g$-frames and ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. Computers
دوره 37 شماره
صفحات -
تاریخ انتشار 1988